A Radiation hard bandgap reference circuit in a standard 0.13um CMOS Technology by Gromov, V. et al.
IEEE TRANSACTIONS ON NUCLEAR SCIENCE, VOL. 54, NO. 6, DECEMBER 2007 2727
A Radiation Hard Bandgap Reference Circuit in a
Standard 0.13 m CMOS Technology
Vladimir Gromov, Anne Johan Annema, Ruud Kluit, Jan Lammert Visschers, Member, IEEE, and P. Timmer
Abstract—With ongoing CMOS evolution, the gate-oxide
thickness steadily decreases, resulting in an increased radiation
tolerance of MOS transistors. Combined with special layout tech-
niques, this yields circuits with a high inherent robustness against
X-rays and other ionizing radiation. In bandgap voltage references,
the dominant radiation-susceptibility is then no longer associated
with the MOS transistors, but is dominated by the diodes. This
paper gives an analysis of radiation effects in both MOS devices and
diodes and presents a solution to realize a radiation-hard voltage
reference circuit in a standard CMOS technology.
A demonstrator circuit was implemented in a standard 0.13 m
CMOS technology. Measurements show correct operation with
supply voltages in the range from 1.4 V down to 0.85 V, a reference
voltage of 405 mV 7.5 mV ( = 6 mV chip-to-chip statistical
spread), and a reference voltage shift of only 1.5 mV (around
0.8%) under irradiation up to 44 Mrad (Si).
Index Terms—Bandgap voltage reference, CMOS, DTMOS, low
voltage, radiation.
I. INTRODUCTION
REFERENCE voltage generating circuits with low sensi-tivity to temperature variation and power supply variations
are commonly used in analogue blocks such as voltage reg-
ulators, A/D and D/A converters. In some applications like
circuits for the aerospace industry and for high-energy physics
experiments, there is an additional requirement to deliver
a stable voltage even when operating in ionizing radiation
environments [1].
Historically, rad-hard ASIC’s for military and space applica-
tions were fabricated in silicon-on-insulator (SOI) or silicon-on
sapphire (SOS) technologies [2], [3]. Compared to mainstream
silicon technologies, SOI reduces the radiation sensitive volume
by isolating the entire device from the bulk substrate with the
help of the buried oxide layer. This makes SOI highly resis-
tant to single event upsets (SEU), furthermore because SOI has
no wells in the substrate, an irradiation triggered single event
latch-up (SEL) cannot occur. However, commercial SOI is still
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sensitive to the total ionizing dose (TID). This effect originates
in the fact that charge induced by gamma rays or X-rays gets
trapped in the buried oxide. The accumulated charge causes a
major performance degradation of the analogue blocks through
the mechanism of a shift of the threshold voltage in MOS struc-
tures [4], [5]. Therefore SOI requires special technological hard-
ening steps to achieve a sufficient level of robustness to TID [6].
Recently,however,ASIC’s fabricated instandarddeep-submi-
cron CMOS technologies have demonstrated robustness to SEL
and TID, when special design topologies like enclosed (edgeless)
transistor geometry and guard rings are used [4], [7], [8]. Without
using a buried oxide, deep-submicron CMOS technologies have
inherently a high tolerance to TID due to the reduced thickness
of the gate oxide . This phenomenon is caused
by quantum tunneling of electrons into the gate oxide, which
allows for recombination of the radiation-induced holes, before
converting of the holes into interface states [9], [10].
The objective of this work is to design a high quality voltage
reference circuit in a standard commercial 0.13 m CMOS tech-
nology capable of operating in harsh radiation environments.
This paper is organized as follows. Section II presents a re-
view of TID effect in MOS devices, the impact of scaling of
CMOS technology on its susceptibility to ionizing radiation and
discusses some radiation-tolerant layout issues. Section III de-
scribes the evolution of the bandgap reference circuit towards a
radiation hard solution. Fundamentals of the CMOS bandgap
voltage reference are covered in Section IV. Sections V and
Section VI discuss the proposed solution for a bandgap voltage
reference circuit and the characterization of its core compo-
nent (dynamic-threshold MOS transistor). Section VII presents
the experimental results. The conclusions are summarized in
Section VIII.
II. TOTAL IONIZING DOSE EFFECTS IN MOS DEVICES
An accumulated flux of high energetic charged particles and
gammas leads to total ionizing dose (TID) effects in MOS de-
vices, which manifest themselves mainly as shifts in the MOS
flat-band voltage [11]. TID effects are caused by the creation
of free electron-hole pairs in any oxide volume when radiation
passes through. The number of such electron-hole pairs depends
on the total ionization energy deposited inside the oxide, at sev-
eral eV per e-h pair. Due to the presence of a high electric field
in the gate oxide, charge carriers that escape direct recombina-
tion remain separated. Another effect of the strong electric field
is that the electrons in the oxide become highly mobile and are
swept out of the thin oxide in a matter of picoseconds after the
ionization. However, the low-mobility holes will migrate only
slowly to the cathode, as depicted in Fig. 1 [12].
0018-9499/$25.00 © 2007 IEEE
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Fig. 1. Schematic representation of basic radiation effects in gate oxide of
NMOS device.
Fig. 2. Radiation-induced shift of the flat-band voltage for MOS capacitors due
to oxide trapped charge as a function of the oxide thickness (t ) [11].
A fraction of these holes may leave the dielectric but the
other holes get trapped in pre-existing lattice defects near the
interface. The presence of the trapped holes changes
the electric field in the channel below the gate oxide and
therefore causes a threshold voltage shift in a MOS structure.
Part of this threshold shift is recovered after some time due to
two processes. The first is the short-term (from 1 up to 1
s) transport of free holes outside the dielectric. The second is
that some trapped holes create interface states within the sil-
icon (Si) bandgap. These traps will recover by recombination,
which is a long-term process (from 1 s to infinity) that occurs
with a ln(time) dependence [12]. Note that this implies that
the threshold of MOS structures drifts both during and after
irradiation.
Scaling of a CMOS technology implies a reduction of the lat-
eral dimensions of the circuit, while at the same time reducing
the thickness of the gate oxide . It has been found [11]
that radiation-induced shift of the threshold voltage in MOS de-
vices scales approximately proportional to (see Fig. 2) for
thick gate oxide devices . For thinner oxides
the threshold voltage shift deviates consider-
ably from this power-law behavior (see Fig. 2), which is caused
by quantum-tunneling of free electrons from the channel into
the radiation-induced holes in the oxide before they can convert
to interface trapped states [13].
For 0.13 m CMOS technology, the gate oxide thickness is 3
nm or less [14]. Therefore the TID effects occurring in the gate
oxide do not play a dominant role for the threshold shift in the
MOS transistor. The dominant source for TID effects is then the
presence of thick isolation field oxide around
MOS devices. In this field oxide a pair of parasitic channels can
be formed due to TID effects if the MOS transistor is designed in
the standard linear layout [15]–[17]. These parasitic side chan-
nels corrupt the characteristics of the whole device, especially
for narrow transistors (small W/L). Since radiation produces
only positive charges (free or trapped holes) in the body of the
field oxide, the threshold voltage increases in p-channel devices,
while the threshold voltage in n-channel devices decreases.
To eliminate the parasitic channels, the enclosed layout
transistor (ELT) was introduced [5], [7]. In this geometry the
gate completely surrounds the source of the transistor, avoiding
any parasitic channels. The removal of the parasitic channels
eliminates the threshold shift caused by ionizing radiation in
field oxide. To reduce the risk of radiation triggered single-event
latch-up, it is common practice to use low-ohmic guard rings
around every p-well and n-well. The ELT with guard rings in
deep submicron CMOS technologies proves to be an extremely
radiation tolerant MOS device.
III. RADIATION TOLERANT LAYOUT APPROACH FOR BANDGAP
REFERENCE CIRCUITS
The bandgap reference circuit [18], [19] is commonly used
to implement a reference voltage generator. The operation of
this type of circuit relies on the properties of the forward-biased
p-n junction (diodes). However, with steady progress in down-
scaling of CMOS technologies, the use of bandgap reference cir-
cuits with conventional diodes in radiation hard environments
has two distinct disadvantages. Firstly, the low supply voltage
in modern CMOS technologies significantly complicates the
bandgap reference circuit design when conventional diodes are
used [20]–[22]; a suitable approach using conventional diodes
was introduced by Banba [23]. Secondly, it has been found that
bandgap references featuring conventional diodes are rather vul-
nerable to TID effect [24]. Detailed analysis of the behavior
of conventional bandgap references in deep submicron CMOS
technology indicates that radiation damage in diodes is the main
cause of reference voltage shifts [25]. A short discussion of this
is presented below.
In conventional bandgap reference circuits in CMOS,
the diodes are usually implemented using a p-diffusion in
(grounded) n-well (see Fig. 3). A shallow trench isolation field
oxide layer surrounds the p-diffusion area. As discussed in
Section II, irradiation-induced holes get trapped in the body of
field oxide near the interface [26]. This phenomenon
can cause radiation-induced change of the I-V characteristic of
the diode. For radiation doses up to 79 Mrad, about 4% shift in
the reference voltages, due to this effect, has been found [25].
The main cause of the voltage shifts in (well designed)
CMOS bandgap references in radiation hard environments is the
charging of the field oxide that surrounds the p-diffusion area. A
possible solution of this problem could be replacing the (thick
and radiation-intolerant) field oxide next to the p-diffusion by
thin radiation-tolerant (see Section II) gate-oxide. In this way
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Fig. 3. Conventional diode in the 0.13 m CMOS: p-diffusion in a grounded
n-well.
Fig. 4. Gated diode.
Fig. 5. Dynamic-threshold MOS transistor (DTMOST).
two structures can be obtained: the gated diode shown in Fig. 4
and the conventional PMOS transistor. The gated diode has been
proposed to be used for the assessment of radiation damage [27].
However, this device is not allowed to be implemented in our
CMOS technology because of design-rule limitations.
The second way to avoid field oxide adjacent to a pn-junc-
tion is using a MOS transistor layout in which the source-well
junction is used as diode. In order to get conventional diode-like
behavior, the effect of the gate must be either minimized or well
defined. One possibility is tying the gate to a high voltage, which
is not a simple solution in low voltage CMOS technologies. The
other possibility is tying the gate to the p-diffusion (drain) to
obtain a constant effect of the gate on the diode’s behavior. The
corresponding device is shown in Fig. 5. The so-obtained struc-
ture is called dynamic-threshold MOS transistor (DTMOST)
[28], [31]; in Section IV the electrical properties of the DT-
MOST are discussed in detail. In short, this device can be op-
Fig. 6. Typical CMOS bandgap voltage reference circuit.
erated as a diode with a low effective bandgap. In our design
we used a P-channel DTMOS-diode that can be realized in any
twin well (p-bulk) CMOS process.
The internal p-diffusion area (source) of the DTMOST can
be surrounded by gate oxide to form enclosed layout geometry.
In this way, the device is inherently radiation hard due to the
absence of any thick oxide near the pn-junction.
IV. FUNDAMENTALS OF THE CMOS BANDGAP
VOLTAGE REFERENCE
A. Typical CMOS Bandgap Voltage Summing Reference
A typical CMOS bandgap reference circuit is shown in Fig. 6.
The reference voltage depends heavily on the characteristics of
the diodes. The current-to-voltage characteristic of a p-n junc-
tion is:
(1)
In (1), is the leakage current, is the electron charge, is
Boltzmann’s constant and is the absolute temperature of the
junction. For an abrupt junction, is [29]:
(2)
where is the area of the junction, is material bandgap, and
is a constant which is related to the temperature dependence
of the mobility and the diffusion coefficients of the minority car-
riers. The voltage-to-current relation for a forward biased diode
is then:
(3)
In this relation, is the bandgap voltage.
It is important to notice that the voltage across a p-n junction
is about Conversely Proportional to Absolute Temperature
(CTAT) (see Fig. 7). For the value of approaches
regardless of the current; in silicon is
1.12 V. The operating current in the circuit is determined by
the following condition:
(4)
and hence
(5)
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Fig. 7. Voltage across a p-n junction as a function of temperature.
where and are the voltages across diodes and .
Assuming that the diodes , differ only in size and taking
into account (3):
(6)
where n is the ratio of the emitter areas of the diodes. Note that
is Proportional to Absolute Temperature (PTAT) [30].
The reference voltage is the sum of the CTAT voltage source
and the PTAT voltage drop on resistor :
(7)
Resistors , determine the temperature slope of the
PTAT which compensates for the CTAT shift. The typical
CMOS bandgap voltage reference circuit (see Fig. 6) generates
an output voltage close to 1.22 V, which is the bandgap voltage,
extrapolated from the operation temperature to 0 K. In 0.13 m
CMOS technology the nominal power supply voltage is as low
as 1.2 V, which is clearly insufficient for this type of bandgap
reference circuit.
B. Radiation Hard CMOS Bandgap Voltage
Reference With DTMOSTs
The aim of this work is to design radiation tolerant bandgap
voltage reference circuits. As discussed in Section III, the dy-
namic-threshold MOS transistor [31] in ELT layout is inherently
robust to radiation effects and has a diode-like current-voltage
relation. Therefore we have chosen a DTMOST-based architec-
ture for the design of the circuit.
Fig. 8 represents a MOS structure with the gate and the n-type
substrate contacts connected together [28]. The built-in poten-
tial for the heavily doped p-type gate and the n-type substrate,
is about 1 V when the substrate doping concentration
is about [29]. This built-in voltage partly drops
in the substrate, making a potential on its surface. In the
depletion and weak inversion region is a fraction of
which follows:
(8)
where (process dependent), and therefore
(9)
Fig. 8. MOS structure with the gate tied to the n-type substrate.
Fig. 9. DTMOST diode: MOS-transistor with the gate tied to the n-well and
the drain.
Due to the built-in potential the surface concentration of holes
exceeds the equilibrium concentration of holes in the bulk
of the substrate as follows:
(10)
since
(11)
(12)
where is the intrinsic carrier concentration, is the doping
concentration in the substrate. Taking into account (10), (11)
and (12), the surface concentration of holes is:
(13)
Expression (13) demonstrates that due to the effect of the
built-in potential, the surface concentration of minority carrier’s
increases and the effective bandgap voltage is lowered:
(14)
The DTMOST diode is in fact a PMOS transistor with gate,
drain and substrate contacts connected together (see Fig. 9). The
hole concentration on the surface is uniform given by (13) ex-
cept for the region close to source. An external applied voltage
changes the concentration at the source terminal as follows:
(15)
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Fig. 10. Current-to-voltage characteristics for both DTMOST configuration
and for the conventional diode configuration.
We restrict the analysis of the device’s operation to the weak
inversion region. In this region the source current is caused by
the diffusion of the inverse charge on the surface as follows [32]:
(16)
Where W and L are the width and the length of the device, is
the surface mobility of holes and is the inversion charge per
unit area, which is proportional to the surface concentration of
holes:
(17)
Using (13)–(17) the source current becomes:
(18)
where the saturation current is:
(19)
Comparing (18) and (19) with (1) and (2) it is apparent that
a conventional p-n junction and the DTMOST diode (in the
restricted region of weak inversion) demonstrate identical ex-
ponential current-to-voltage characteristics (see Fig. 10). How-
ever, the saturation current is much higher for the DTMOST
diode due to the built-in potential factor
The exponential character of the current-to-voltage relation
of the DTMOST diode in weak inversion (18) enables the con-
struction of a PTAT voltage source using the approach described
for typical CMOS bandgap voltage reference. Due to the ef-
fect of effective lowering the bandgap voltage (14), the refer-
ence voltage of the present circuit will be much lower than that
for the typical CMOS bandgap voltage reference. It can be con-
cluded that a bandgap reference circuit using DTMOST diodes,
see Fig. 11, may be used to implement a low voltage and radia-
tion tolerant voltage reference, in standard CMOS technology.
V. CHARACTERIZATION OF THE DTMOST
For modeling of DTMOST transistors with low to medium
accuracy, ordinary MOS models such as BSIM3v3 or MOS11
are sufficient. However, if accurate modeling is needed, as is the
case when using these devices as diodes in voltage references,
Fig. 11. Architecture of the bandgap voltage reference circuit with DTMOST-
diodes.
Fig. 12. Voltage across the DTMOST at various currents as a function of tem-
perature.
a dedicated model is required [33]. For this work, characteriza-
tion of the DTMOST was done in only the region of interest: at
various temperatures in only the region where the I-V relation
is exponential.
The measurements confirm that the voltage across the DT-
MOST is conversely proportional to absolute temperature (see
Fig. 12) when the device operates in the region of exponential
behavior. By extrapolating the curves at various bias cur-
rents to , the effective bandgap voltage is estimated to
be 410 mV, with a temperature gradient (at constant current) of
about 0.8 .
VI. BANDGAP VOLTAGE REFERENCE CIRCUIT
The designed bandgap voltage reference circuit is a straight
forward circuit, consisting of two DTMOST’s, a pair of cas-
coded current sources and a two-stage operational amplifier.
The circuit schematic is shown in Fig. 13; the layout is shown
in Fig. 14.
All MOS devices of the circuit are designed in the gate en-
closed geometry with guard rings to guarantee radiation toler-
ance. The die area of the reference circuit, without pads, is 0.065
.
VII. EXPERIMENTAL RESULTS
A. Temperature Dependence of the Reference Voltage
Measurements were done on 12 unselected samples. To be
able to clearly identify the radiation-sensitive parts of the cir-
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Fig. 13. Schematic of the radiation hard voltage reference circuit.
Fig. 14. Layout of the radiation hard voltage reference circuit.
Fig. 15. Measured reference voltage as a function of temperature. Optimal tem-
perature compensation.
cuit, the PTAT resistor (see Fig. 13) has been divided in sec-
tions, so that they can be bypassed externally. In this way the
slope of the PTAT voltage has been trimmed to the slope of the
CTAT voltage in order to get the minimum temperature coeffi-
cient of the reference voltage. Under this condition the reference
voltage to temperature relation is a parabola with maximum de-
viation around 1 mV within the range from 0 up to 80 (see
Fig. 15). Without trimming, the temperature coefficient of the
reference voltage ranges from to .
B. Fluctuation of the Reference Voltage Caused by X-Ray
Irradiation
CERN’s in-house X-ray (10 keV) facility [34] was used
for the irradiation of the chips. The irradiation resulted in a
Fig. 16. Measured reference voltage as a function of power supply voltage be-
fore and after irradiation. Accumulated dose is 40 Mrad.
Fig. 17. Measured shift of the reference voltage during irradiation for 6 proto-
type chips. All MOS structures of this circuit are designed in the gate enclosed
geometry with guard rings to guarantee radiation tolerance.
moderate shift of the reference voltage. For one (unselected)
sample the reference voltage versus supply voltage dependency
is shown before and after irradiation; irradiated with X-rays
dose as high as 40 Mrad, the reference voltage shift amounts to
only a few mV (see Fig. 16).
The change of the reference voltage as a function of the ra-
diation dose is shown in Fig. 17; for clarity reasons the results
of only 6 (unselected) samples are shown. The measurements
show that the effect of the radiation is fluctuating heavily. How-
ever, in all cases, the reference voltage fluctuation range is less
than 1% for doses up to 40 Mrad. This change is much lower
than the typical 4% change at 79 Mrad for bandgap references
using conventional diodes [25].
To clearly demonstrate the effectiveness of the radiation tol-
erant layout approach [5], [7], the same bandgap reference cir-
cuit was designed using the standard linear layout MOS tran-
sistors all over the design except for the DTMOST’s structures.
The DTMOST’s were in the enclosed layout transistor geom-
etry. Measurements on this circuit show a significantly worse
radiation tolerance: the reference voltage fluctuation range is
about 12 mV or 3% when being irradiated up to 44 Mrad.
C. Chip-to-Chip Spread of the Reference Voltage.
In some applications not only the stability of the reference
voltage is important, but also its absolute value. The absolute
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TABLE I
MEASURED SPECIFICATIONS
value differs from chip to chip and is caused by process vari-
ations. Based on measurements on a small number of (unse-
lected) samples, the quadratic mean value of statistical spread
of the reference voltage has been estimated as low as 6 mV.
According to Monte-Carlo simulations in Cadence, process
variation of the threshold voltage of DTMOST devices is the
major cause of the spread of the reference voltage.
VIII. CONCLUSIONS
A new radiation hard bandgap voltage reference circuit has
been designed in a standard triple-well 0.13 CMOS tech-
nology. The main cause of the radiation sensitivity in conven-
tional bandgap reference circuit is in charging of field oxide in
a conventional diode, yielding up to 4% voltage change for irra-
diation up to 79 Mrad. In the presented design DTMOST diodes
were used which are inherently tolerant to radiation, yielding up
to 0.8% voltage change at 40 Mrad.
The measured specifications of the design are given in Table I.
ACKNOWLEDGMENT
The authors would like to thank P. Moreira and F. Faccio of
CERN, Geneva, Switzerland, for cooperation on irradiation of
the chips and useful discussions, and J. Rövekamp of Nikhef,
Amsterdam, The Netherlands for technical support.
REFERENCES
[1] L. Maiani, “The future for CERN,” Eur. Phys. J. C 34, pp. 85–90, 2004.
[2] E. Sall and M. Vesterbacka, “Design of a comparator in CMOS SOI,”
in Proc. IEEE 4th Int. Workshop System-on-Chip for Real-Time Appli-
cation, 2004, pp. 229–232.
[3] C. F. Edwards et al., “A multibit  modulator in floating-body
SOS/SOI CMOS for extreme radiation environment,” IEEE J. Solid-
State Circuits, vol. 34, no. 7, pp. 937–948, Jul. 1999.
[4] G. Anelli et al., “Radiation tolerant VLSI circuits in standard deep sub-
micron CMOS technologies for the LHC experiments: Practical design
aspects,” IEEE Trans. Nucl. Sci., vol. 46, no. 6, Dec. 1999.
[5] D. R. Alexander et al., “Design issues for radiation tolerant microcir-
cuits in space,” in Proc. 1996 IEEE NSREC Short Course, 1996, pp.
V-1–V-54.
[6] M. Alles et al., “Evaluating manufacturability of radiation-hardened
SOI substrates,” in Proc. IEEE Int. SOI Conf. 2001, pp. 131–132.
[7] R. C. Lacoe et al., “Application of hardness-by-design methodology to
radiation-tolerant ASIC technologies,” IEEE Trans. Nucl. Sci., vol. 47,
no. 6, pp. 2334–2341, Dec. 2000.
[8] F. Faccio, K. Kloukinas, and A. Marchioro, “Single event effects in
static and dynamic registers in a 0.25 m CMOS technology,” IEEE
Trans. Nucl. Sci., vol. 46, no. 6, pp. 1434–1439, Dec. 1999.
[9] C. Claeys and E. Simoen, Radiation Effects in Advanced Semicon-
ductor Materials and Devices. New York: Springer-Verlag, 2002, pp.
20–24.
[10] G. C. Messenger and M. S. Ash, The Effects of Radiation on Electronic
Systems. New York: Van Nostrand Reinhold, 1991, pp. 321–326.
[11] N. S. Saks et al., “Radiation effects in MOS Capacitors with very
thin oxides at 80 K,” IEEE Trans. Nucl. Sci., vol. NS-31, no. 6, pp.
1249–1255, Dec. 1984.
[12] T. R. Oldham et al., “An overview of radiation-induced interface traps
in MOS structures,” Semicond. Sci. Technol., vol. 4, pp. 986–999, 1989.
[13] N. S. Saks et al., “Generation of interface states by ionizing radiation
in very thin MOS oxides,” IEEE Trans. Nucl. Sci., vol. NS-33, no. 6,
pp. 1185–1190, Dec. 1986.
[14] International Technology Roadmap for Semiconductors 2005.
[15] [Online]. Available: http://www.itrs.net/Links/2005ITRS/Ex-
ecSum2005.pdf
[16] G. Anelli, “Design and characterization of radiation tolerant inte-
grated circuits in deep submicron CMOS technologies for the LHC
experiments” Ph.D. dissertation, Grenoble Inst. Technol., Grenoble,
France, 2000 [Online]. Available: http://www.rd49.web.cern.ch/
RD49/RD49Docs/anelli/these.html
[17] M. R. Shaneyfelt et al., “Challenges in hardening technologies using
shallow-trench isolation,” IEEE Trans. Nucl. Sci., vol. 45, no. 6, pp.
2584–2592, Dec. 1998.
[18] C. Brisset et al., “Two-dimensional simulation of total dose effects on
NMOSFET with lateral parasitic transistor,” IEEE Trans. Nucl. Sci.,
vol. 43, no. 6, pp. 2651–2658, Dec. 1996.
[19] R. J. Widlar, “New developments in IC voltage regulators,” IEEE J.S
olid-State Circuits, vol. SSC-6, no. 1, pp. 2–7, Jan. 1971.
[20] K. E. Kuijk, “A precision reference voltage source,” IEEE J. Solid-State
Circuits, vol. SSC-8, no. 3, pp. 222–226, Jun. 1973.
[21] A. Boni, “Op-amps and startup circuits for CMOS bandgap references
with near 1-V supply,” IEEE J. Solid-State Circuits, vol. 37, no. 10, pp.
1339–1343, Oct. 2002.
[22] J. Doyle et al., “A CMOS subbandgap reference circuit with 1-V
power supply voltage,” IEEE J.S olid-State Circuits, vol. 39, no. 1, pp.
252–255, Jan. 2004.
[23] J. Yueming and L. Edward, “Design of low-voltage bandgap reference
using transimpedance amplifier,” IEEE Trans. Circuits Syst. II, Analog
Digit. Signal Process., vol. 47, no. 6, pp. 552–555, Jun. 2000.
[24] H. Banba et al., “A CMOS bandgap reference circuit with sub-1-V
operation,” IEEE J. Solid-State Circuits, vol. 34, no. 5, pp. 670–674,
May 1999.
[25] P. Moreira, private communication, “Radiation effects on the
“CERN_bandgap” circuit,” private communication 2004.
[26] P. Moreira, 130 nm Bandgap Design Review. 2005, CERN, private
communication.
[27] T. R. Oldham et al., “Post-irradiation effects in field-oxide isolation
structures,” IEEE Trans. Nucl. Sci., vol. 34, no. 6, pp. 1184–1189, Dec.
1987.
[28] A. Czerwinski et al., “Gated-diode study of the corner and periph-
eral leakage current in high-energy neutron irradiated silicon P-N junc-
tions,” IEEE Trans. Nucl. Sci., vol. 50, no. 3, pp. 278–287, Apr. 2003.
[29] A. J. Annema, “Low-power bandgap references featuring DT-
MOST’s,” IEEE J. Solid-State Circuits, vol. 34, no. 7, pp. 949–955,
Jul. 1999.
[30] S. M. Sze, Physics of Semiconductor Devices. New York: Wiley,
1981.
[31] R. Pease, “The design of band-gap reference circuits: Trials and tribula-
tions,” in Proc. IEEE 1990 Bipolar Circuits Technology Meeting, 1990,
pp. 214–218.
[32] F. Assaderaghi, D. Sinitsky, S. Parke, J. Bokor, P. K. Ko, and C. Hu, “A
dynamic threshold voltage MOSFET (DTMOST) for ultra-low voltage
operation,” in Proc. IEDM’94, 1994, pp. 809–812.
[33] Y. P. Tsividis, Operation and Modelimg of the MOS Transistor. New
York: McGraw-Hill, 1987.
[34] T. Smedes, J. Knol, and A. J. Annema, “A simple model for analogue
application of dynamic threshold MOSTs,” in Proc. 29th Eur. Solid-
State Device Res. Conf., vol. 1, pp. 484–487.
[35] [Online]. Available: http://proj-xraymic.web.cern.ch/proj-XrayMIC/
